Dynamic MOS sigmoid array folding analog-to-digital conversion by Roman Genov & Gert Cauwenberghs
182 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004
Dynamic MOS Sigmoid Array Folding
Analog-to-Digital Conversion
Roman Genov and Gert Cauwenberghs
Abstract—A dynamic, saturating difference circuit for large-scale
parallel folding analog-to-digital conversion is presented. The circuit
comprises a subthreshold nMOS transistor source-coupled to a capacitor,
implementing a log-domain integrator. The output current is a logistic
sigmoidal function of the change in voltage on the gate. Offset and
gain of the differential sigmoid are controlled by timing of global clock
signals and are independent of transistor mismatch. Folding operation
for analog-to-digital conversion is obtained by differentially combining
and integrating currents from a bank of sigmoid units. A 128-channel
parallel bank of 4-bit Gray-code folding analog-to-digital converters
measures 0.75 mm 2 mm in 0.5 m CMOS and delivers 768 Msps at
82-mW power dissipation.
Index Terms—Charge-mode comparator, correlated double sampling,
diode integrator, folding analog-to-digital converter (ADC), interpolating
ADC, sigmoid.
I. INTRODUCTION
High-performance data conversion can be achieved either by ex-
pending power and area to achieve high precision in a single analog
architecture or by distributing the architecture over multiple low-reso-
lution quantization tasks, each implemented with relatively imprecise
analog circuits, and combined in the digital domain. Delta-sigma mod-
ulation has proven to be superior in attaining very high precision by
distributing the quantization process over time [1]. Both high speed
and high resolution can be achieved by distributing the quantization
process in space [2].
The highest speeds in analog-to-digital conversion are obtained with
flash and folding converter architectures. A folding analog-to-digital
converter (ADC) compared to a flash ADC offers fewer comparators
and reduced decoding logic, thus allowing higher speed at lower power
[3]. A folding interpolating ADC further interpolates the folded output
signalstoincreaseresolutionorreducefoldingrateinamultistagecon-
version architecture.
Fig. 1(a) depicts an example 3-bit folding ADC [4], [5]. Each of the
three folding circuits comprises identical saturating difference units
at linearly spaced inflection voltages, whose outputs are combined in
alternating fashion. The folded output signals are zero-thresholded
by high-gain comparators, producing Gray-code outputs illustrated in
Fig. 1(b). The comparator outputs are latched and digitally postpro-
cessed to generate binary-coded outputs.
Conventionally, thesaturatingdifference unit(￿) ofafolding circuit
is implemented as a bipolar junction transistor (BJT) or MOS differ-
ential pair. The differential output current is a saturating monotonic
smooth (sigmoid) function of the differential input voltage. For in-
stance, in the case of a MOS differential pair shown in Fig. 2(a) and
Manuscript received January 15, 2003; revised August 27, 2003. This work
was supported by NSERC 261606-0, ONR N00014-99-1-0612, and the Na-
tional Science Foundation under Grant NSF IIS-0209289. This paper was rec-
ommended by Guest Editors A. Rodríguez-Vázquez, F. Mediero, and O. Feely.
R. Genov is with the Department of Electrical and Computer Engi-
neering, University of Toronto, Toronto, ON M5S 3G4, Canada (e-mail:
roman@eecg.toronto.edu).
G. Cauwenberghs is with the Department of Electrical and Computer
Engineering, Johns Hopkins University, Baltimore, MD 21218 USA (e-mail:
gert@jhu.edu).
Digital Object Identifier 10.1109/TCSI.2003.821304
(a)
(b)
Fig. 1. A 3-bit Gray-code folding ADC. (a) Architecture. (b) Folding currents
and thresholded Gray-code output.
biased in the subthreshold region, one of the complementary output
currents can be expressed as [6], [7]
Io = Ib ￿ A(Vref ￿ Vin) (1)
where Ib is the bias tail current, A = ￿=Vt is a voltage range factor
set by the Boltzmann thermal voltage Vt = kT=q and gate coupling
coefficient ￿, and
￿(x)=
1
1+e￿x (2)
is the canonical logistic sigmoid function.
The complementary output currents are differentially combined,
with alternating polarity, to construct the folded output current
illustrated in Fig. 1(b). Proper folding operation relies on precise
addition and subtraction of sigmoid functions with identical saturation
level Ib and with linearly spaced points of inflection Vref. MOS
transistor mismatch in the differential pair and tail current supply
contribute variability in the amplitude and offset of the implemented
sigmoids, illustrated in Fig. 2(b). To maintain linearity in the ADC
characteristic, relativevariations in amplitude and offset cannot exceed
the least significant bit (LSB) level (2
￿n for n-bit conversion). Offset
and amplitude mismatch can be reduced through enlarged sizing of
components, contributing power dissipation. Adaptive autozeroing
techniques can compensate for offset [8], but not amplitude mismatch.
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Fig. 2. (a) Conventional folding unit using a MOS differential pair. (b)
Sigmoid differencing characteristic.
We present a compact, offset and amplitude-compensated folding
circuit utilizing dynamic differential sigmoid (￿) units, each imple-
mented with one capacitor and four nMOS transistors. Section II de-
scribes the sigmoid difference unit, and Section III presents the folding
circuitcomprisingtheseunits.SectionIVsummarizesmeasuredresults
from a densely integrated bank of 128 parallel 4-bit folding Gray-code
ADCs fabricated in a 0.5-￿m CMOS process.
II. CORRELATED DOUBLE-SAMPLING SIGMOID UNIT
A. MOS-C Diode-Integrator
This section demonstrates that a ￿ differencing and folding unit can
beimplementedusingasingleactiveelement,withpreciselycontrolled
sigmoid amplitude and offset. The circuit consistsof a capacitorand an
exponential element, such as a diode [9] or a MOS transistor operating
in the subthreshold regime [10], where the differential voltage is pre-
sented as a step in input voltage on the MOS gate. Offset compensation
is achieved in the charge domain, similar to the CMOS charge-transfer
comparator described in [11].
In the circuit of Fig. 3(a), the nMOS transistor is source-coupled to a
capacitor. In the subthreshold and saturation regions, the drain current
isexponentialingateandsourcevoltage,andthelarge-signaldynamics
of the integrator are described by
C
dVs
dt
= Io(t)=
W
L
I
0
0e
(￿V ￿V )=V (3)
which, by integrating over t and Vs, yields
CVte
V =V =
W
L
I
0
0e
￿V =V t + c1 (4)
with integration constant c1 as determined by initial conditions. Direct
substitution yields
Io(t)=
CVt
t +
c
I e
: (5)
At time t =0 , the input voltage is switched from Vg(0
￿) to Vg(0
+)
while the capacitor instantly retains the source voltage Vs(0). The
source current therefore switches from Io(0
￿) to Io(0
+) over the
transition at the gate as
Io(0
+)=Io(0
￿)e
￿4V =V (6)
where 4Vg = Vg(0
+) ￿ Vg(0
￿). The output current (5) can thus be
expressed in terms of initial conditions as
Io(t)=
Io(0
+)
I (0 )
CV t +1
=
Io(0
￿)
I (0 )
CV t + e￿￿4V =V
: (7)
Interestingly, for t ￿ CVt=Io(0
+), Io(t) becomes independent of
initial conditions [9]
Io(t) ￿
CVt
t
: (8)
(a) (b)
Fig. 3. (a) MOS-capacitor diode-integrator. (b) Dynamic sigmoid (￿)
difference folding unit.
Fig. 4. Control signal timing diagram for the sigmoid (￿) difference unit
circuit in Fig. 3(b).
B. Differential Sigmoid Unit
Saturation of the output current of the circuit in Fig. 3(a) as a func-
tion of a change in the input voltage Vg is utilized in the design of the
sigmoid difference unit as shown in Fig. 3(b). The nMOS capacitor is
initially charged by pulsing reset (RST), as shown in Fig. 4. Over the
timeinterval4t1,thecapacitordischargestoraiseVs untilM1reaches
well into the subthreshold region. The end of the interval defines the
initial condition for the source current Io(0
￿). The differential input
voltage is presented as a transient on the gate, 4Vg = Vref ￿ Vin,
implemented using an analog multiplexer M2 ￿ M3 and controlled
by inSel and inSel timing signals in Fig. 4. In subthreshold,1 this
gate voltage transition produces a change in source current according
to (7). By combining (6) and (7), the input–output characteristic of the
sigmoid difference unit is expressed as
Io(t)=Isat(t) ￿ A(4Vg ￿ Vo￿(t)) (9)
with the same logistic sigmoid function ￿(:) and scale factor A as for
the MOS differential pair in subthreshold (1), but with time-varying
voltage offset and current amplitude
Vo￿(t)=￿
Vt
￿
log
Io(0
￿) t
CVt
￿￿
Vt
￿
log
t
4t1
(10)
1For large values of 4V , the nMOS may initially enter the strong inversion
region. This affects the timing but not the operation of the circuit, since once V
has raised to reach the subthreshold the asymptotic relationship (8) holds again.184 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004
Fig. 5. The input–output characteristics of the MOS-C ￿-unit at different
fixed time intervals 4t after onset of inSel, calculated using (9) (dashed line)
and simulated using SpectreS for a 0.5-￿m CMOS process (solid line). Top to
bottom: 4t =50, 250, 450, 650, and 850 ns.
Isat(t)=
CVt
t
(11)
where the time origin t =0is taken at the onset of inSel (Fig. 4).
The time dependence of offset and amplitude is inconsequential to
the folding characteristic, as time is in common to all ￿-cells, and all
currents are collected and integrated over the same time window, 4t3
(INT)inFig.4.Notethat,byvirtueofcorrelateddoublesamplinginthe
differential transient 4Vg by switchingM2￿M3,the offset Vo￿(t)is
independent of M1 threshold variations and, to first order, 1=f noise.
Ifdesired,theresidualuniform(systematic)offsetcanbeeliminatedby
controlling the timing of 4t2 and 4t3 relative to 4t1. In particular,
at the onset of the INT integration interval (t = 4t2), the voltage
offset (10) reduces to zero when 4t2 equals 4t1.2
Fig. 5 illustrates the theoretical and simulated input–output charac-
teristics of the ￿-unit for different time intervals 4t2 after switching
the inputs. Fig. 6 depicts transients in output current Io for different
values of 4Vg.
III. MOS-C FOLDING CIRCUIT AND GRAY-CODED FOLDING ADC
A dynamic Gray-coded folding ADC is realized by constructing
folding circuits consisting of ￿ units just described. Folding circuits
and comparators inthearchitectureof Fig.1(a) combine toproducethe
Gray-coded output bits shown in Fig. 1(b). The folding currents could,
in principle, be integrated for continued interpolating conversion to
further increase resolution. For brevity in the present exposition, the
interpolating functionality of the folding architecture for multistage
ADC operation will not be elaborated on in what follows.
In general, an n-bit folding ADC comprises 2
n ￿ 1 sigmoid units,
arranged in n folding circuits, each folding circuit feeding into a single
comparator to generate the Gray-coded bits Dj, j =0 ;...n ￿ 1.A n
additionalsigmoidunit,supplyinghalfthetailcurrentIsat=2,isneeded
in each folding circuit (n total) as a reference bias in the comparison.
2This choice results in zero offset for folding ADC operation, assuming
that the thresholding comparison of the folding output takes place primarily
at the onset of the INT interval through a regenerative amplification process
as described in Section III-B. In the interpolative mode of folding ADC
operation, the folding current is integrated over the entire 4t interval of
INT resulting in a broadened sigmoid with input-referred voltage offset
V = ￿V =￿log(4t =4t 1+4t =4t ), which reduces to zero for
4t = 4t =4t ￿4 t .
Fig. 6. Differential sigmoid output current transients for different values of
4V . The solid line shows the SpectreS simulation results for a 0.5-￿m CMOS
process; the dashed line was obtained using (9). The initial current I (0 )=
6 nA. The effective nMOS capacitor value is 45 fF.
Fig. 7. Output currents of the LSB folding circuit for a 4-bit Gray-code ADC.
The solid line represents the SpectreS simulation results for a 0.5-￿mC M O S
process; the dashed line corresponds to (14) and (13). The time interval 4t =
50 ns.
A. MOS-C Folding Circuit
The ￿-units produce output currents
I
i
o = Isat(t) ￿ A(V
i
ref ￿ Vin ￿ Vo￿(t)) (12)
with inflection points Vref
i equally spaced between Vref
min and
Vref
max, obtained by linearly tapping a resistive line. The reference
sigmoid supplying the current Isat(t)=2 is identical to the other
￿-units but with half the capacitance, C=2, and saturated by applying
a step in voltage given by the conversion range Vref
max ￿ Vref
min.
For instance, in a 4-bit (n =4 )Gray-code ADC, the LSB (j =3 )
differential folding output currents contain the following eight sigmoid
contributions:
I
3
+ =Isat
3
i=0
￿ A(V
4i+1
ref ￿ Vin ￿ Vo￿) (13)IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004 185
Fig. 8. Integrating sense-amplifying comparator.
I
3
￿ =Isat
3
i=0
￿ A(V
4i+3
ref ￿ Vin ￿ Vo￿) +
Isat
2
: (14)
Theoretical and simulated output currents of a 4-bit LSB folding cir-
cuit are plotted in Fig. 7 as a function of input voltage. In the actual
implementation, two additional ￿-cells are used to avoid side effects
visible at the lower and higher ends of the conversion interval.
B. Integrating Sense-Amplifying Comparator
Bitdecisionsaremadeonintegrated,differentiallyfolded￿-unitcur-
rents using a correlated double sampling sense-amplifying comparator.
As discussed in Section II-B, synchronous and properly chosen timing
of control signals eliminates the offset Vo￿(t).
The integrating and latching sense-amplifying comparator is shown
in Fig. 8. A cascode stage M9 ￿ M10, controlled by the bias voltage
Vcasc, provides low impedance input to the sense amplifier to improve
theconversionspeedandreducetheeffectoftheoutputconductanceof
the ￿-cells. Current-domain correlated double sampling is achieved by
swapping differential current inputs to the comparator at start of inte-
grationusingmultiplexersM5￿M6andM7￿M8,fromprechargeto
evaluate mode. In precharge mode (time interval 4t2 in Fig. 4) capaci-
torsC areprechargedthroughtransistorsM3andM4tothedifference
in gate voltages of transistors M1 and M2 set by currents I￿ and I+
(including mismatch in threshold voltage). In evaluate mode (time in-
terval4t3 inFig.4),themultiplexersM5￿M6 andM7￿M8 switch
the input currents. Positive feedback amplifies the difference in input
currents,producingbistablevoltageoutput.Thecorrelateddoublesam-
pling scheme compensates for comparator input-referred offset and
doubles its input dynamic range. An additional comparator stage, not
shown, further amplifies the difference Vo+ ￿ Vo￿ and latches the re-
sult.
IV. EXPERIMENTAL RESULTS
A prototype 128-channel bank of 4-bit dynamic Gray-codes folding
ADCs was fabricated in a 0.5-￿m CMOS process. The die micrograph
isshowninFig.9.TheparallelbankoffoldingADCsservestoquantize
analog outputs from a massively parallel mixed-signal matrix–vector
multiplying (MVM) computational array [13]. The ADC bank mea-
sures 0.75 mm￿2 mm, and dissipates 82 mW of power at 6-MHz
clock, for a combined conversion rate of 768 Msps (7.68￿10
8 sam-
ples per second). The portion of the power consumed by the folding
Fig. 9. Micrograph of a mixed-signal processor containing a computational
array and a 128-channel parallel bank of 4-bit Gray-code folding ADCs. Die
size is 3 mm￿3 mm in 0.5 ￿m CMOS technology.
TABLE I
FOLDING ADC ARRAY CHARACTERISTICS
circuits (excluding sense amplifiers and output drivers) is 15 mW. The
resistor string contributes 1 mW to total power. The measured charac-
teristics are summarized in Table I.
In mixed-signalMVMarray processing, multipleresultsfromarray-
parallel low-resolution folding ADCs are combined in the digital do-
main to digitize a single output vector component. Parallel use of mul-
tiple quantizers allows to boost overall quantization resolution by al-
most 2 bits beyond the resolution limits of each ADC channel [13],
[14] to approximately 6 bits.
V. CONCLUSION
A compact, offset and amplitude-compensated sigmoid differencing
andfoldingcircuithasbeenreported.Eachsigmoiddifferenceunitper-
forms correlated double sampling of the inputs to avoid mismatch er-
rors. The circuit operates in weak inversion and offers both high speed
and low power. The design is suited for parallel data conversion on
mixed-signalcomputational arrays, active pixel imagers, and other dis-
tributed charge or voltage mode circuits. A 128-channel parallel bank
of 4-bit Gray-code folding ADCs converters has been implemented in
a 0.5-￿m CMOS process, delivering 128￿6 Msps at 82-mW power
dissipation.
The results are meant to illustrate the principle and not to indicate
performance limits of the approach. Resolution can be enhanced using
interpolation by integrating the folding currents onto capacitors and
presenting the resulting differential voltage to subsequent folding
stages. Speed is limited mainly by the time required for the MOS-C
diode-integrators to enter the subthreshold region. It is straightfor-
ward to extend the circuit with BJTs, which attain exponential I–V
characteristics at elevated current levels, for higher speed ADCs.
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